I. Introduction
Power consumption is becoming one of the most important factors in the design of VLSI systems in recent years due to increased integration level and higher clock frequency. Integrated circuits with high power consumption levels have stringent requirements on heat removal and management of dildt noise. They also shorten battery life of portable electronics. Detailed and accurate power analysis on a cycle-by-cycle basis is therefore imperative not only to quantify the requirements of heat removal and dildt noise management, but also to provide a blueprint for opportunities of reducing power consumption and mitigating di/dt noise in a design. Power consumption can be estimated at high-level [1,2], gate-level [3], and transistor-level
[4], with a trade-off between estimation accuracy and simulation speed. Power estimation on a cycle-by-cycle basis is only feasible by using the gate-level or transistor-level approach. The transistor-level method provides better accuracy, but its requirement of a relatively long simulation time prevents it from being used to study a large number of test vector sequences in a large and complex design.
In this paper, we address library circuit power modeling techniques of the gate-level cycle-by-cycle power estimation methodology, in which the switching activities of the primary inputdoutputs (PWO) of gates in a circuit library used by a design are obtained by logic simulation. By extracting the capacitive loads at P I P 0 of gates from placementhouling information of the design, cycle-by-cycle power consumption resulting from the charging and discharging of capacitors of interconnects and gates' inputs can be easily evaluated. For microprocessor and SoC designs that use a substantial number of complex and custom gates, our data indicates this accounts for no more than 40-6096 of the total power consumption excluding onchip caches. The remaining part of the power consumed internal to gates are estimated by pre-characterized circuit power models, which evaluate the power consumption of gates based on their PUP0 (state/transition) information from logic simulation at every simulation time step. An example of the commercial tools implementing such a power estimation methodology is Synopsys Prime Power [5]. Power estimation accuracy of this gate-level method depends on how well the power consumption (both leakage power and switching energy) of gates in the circuit library used by a design is modeled. Since circuit (gate) leakage power is state dependent and circuit internal switching energy is transition dependent, accurate power estimation of circuit power needs to capture the dependency on state and transition of circuit primary inputs. In general, a limited number of data points of the power consumption of a circuit are obtained. by SPICE simulation using a stimulus that is generated either randomly [9,10]), in which switching probabilities at P I P 0 of gates of a design for a sequence of evenb in time domain is estimated.
Problem Specification
The leakage power and internal switching energy of a circuit observe certain statistical distribution properties that are unique to the circuit. 
HI. Circuit Power Estimation Using Bayesian Inference
We solve the partitioning problem specified in section I1 through Bayesian inference. A more rigorous theoretical treatment of Bayesian inference can be found in [11,121. In this section, we illustrate the key concepts of Bayesian inference and its application to circuit power estimation using the example of estimating the internal switching energy of the 8-to-1 mux circuit (mux8) shown in Fig. 1 (a) . Procedure for estimating circuit leakage power is very similar.
Bayesian inference is based on Bayes' theorem:
Here, C, denotes a class k, which represents a specific average power value. x is a feature vector that characterizes the states and transitions of a circuit. P(x) is the prior probability. This is the probability that x occurs, and-it functions as a normalization factor. P ( C 3 is the prior probability that the average power value identified by C , is used. P(xlC,) is the conditional probability.
This is the probability thatx occurs, given that C, occurs. P(C,k)
is the posterior probability. This is the probability that C, occurs, given that x occurs. Power estimation using Bayesian inference involves a number of steps, which are illustrated in Fig. 1 :
Collect statistical distribution of circuit power from randomly generated test vectors. Fig. 1 (b) . Cluster the statistical distribution into a limited few classes (average values). Fig. 1 
(c).
Extract feature vectorx for circuit switching power. Evaluate P(C3, P(.rC,) using the clustered statistical distribution information. Assign an average switching energy value to the transition f based on calculated P(C,k). Feature vector x is extracted by examining the circuit topology and identifying major sources of internal switching energy. We need to encode the transition of the primary inputs into key features that represent the major sources of the internal switching energy of the circuit. From the schematic diagram in Fig. 1 (a) , it is not difficult to identify that there are two key components of the switching energy: the bank of input inverters and the output inverter. The common element is the circuit primitive inverter. We can encode the switching activity of the inverter as: trans(0) = 0.0, trans(1) = 0.1, trans(r) = 0.5, and trans@ = 1.0. Here, trans(x) is the encoding function. And 0, I, r, f denotes the four possible transitions (including stationary transitions). The encoded values represents the relative amount of switching energy associated with these 4 possible transitions. We extract two features:
x,: input data transition encoding, with encoded value as Z(inverter encoding of each input inverter) I 8.0.
x,: inverter encoding of the output inverter, with the input transition of the output inverter derived from function simulation of the primary input transitions.
In Fig 1 (0, we interpret the data as: the transition f is most likely to be mapped into C6, with a small probability to be mapped into C,, C7, and it is very unlikely to be mapped into C,, C,, C,, C,, C,. Therefore, we can assign the average switching energy value represented by C6 as the switching energy of the circuit for the transition t.
Bayes' theorem therefore allows the use of statistical information from a set of sample data, Fig. 1 (a) -(e), to evaluate the likelihood of internal switching energy of any possible transitions, Fig. 1 (4. 
IV. Neural Networks for Power Estimation
It has been shown [11, 12] that neural networks have the underlying mathematical property of Bayesian inference. We directly adopt the techniques of solving the I-of-c classification problem in the area of neural networks to address the circuit wwer estimation vroblem. Each input unit is associated to a distinctive feature of circuit state/transition. Each output unit is associated to a predefined class of circuit leakage powerlswitching energy. 'The number of output units is equal to the number of classes created for the circuit leakage power or switching energy. Each class represents an average power consumption value. The number of hidden units is adjusted to meet the requirements of prediction accuracy and network complexity. The more hidden uniti; there are, the more complex the network is, and the more accurate the solution of the classification problem tends to be. It is discussed in [11, 12] that when logistic sigmoid andlor softmax activation function(s) are used, the values of the output units can be interpreted as posterior probab
The block diagrams for our approach in estimating circuit leakage and internal switching power is shown in Fig. 3 . There are several options to perform table-lookup once the posterior probabilities are calculated using neural networks. One option is the maximum likelihood approach. This selects thz average value that is associated to the class with the largest posterior probability. The other option is to use weighted averages of the predefined average values. The weighting factors are the es of each class. In practice, a combination ot these two options can be judiciously adopted.
V. Feature Extraction
The prediction accuracy of the power estimation methm discussed in this paper largely depends on the quality of t k feature extraction for circuit leakage and switching power Feature extraction is performed by encoding the state of a circui in the case of leakage power estimation, or by encoding !hc transition of a circuit in the case of switching energy estimation A properly selected feature x should produce two or m m distinctively identifiable conditional probabiliiy distribution-P(xC,), as those shown in Fig. 1 (d) and (e). Neural network: use such conditional probability distributions to make decision: on assigning a state or transition to the right class, and therefmi correct average power consumption values. For example, we C Z I easily distinguish P(x,C,), P(x,lCl), P(x,lC,), P(x,C,), P(x,lC, from each other in Fig. 1 (d) . And the distributions of P(x21C,) P(x&), P(x,lC,) are different in Fig. 1 (e) . The distributions Fig. 1 (d) and (e) complement each other in the sense that similar distributions of those classes in Fig. 1 (d) are distinctive in Fig. 1 (e). In practice, multiple features need to work in concert to distinguish all classes. A number of options for feature extraction are experimented for circuit power estimation.
(
) Direct encoding of primary inputs/ouQuts
For a specific pin of primary inputdoutputs, let the feature x be the floating-point value 0.0, 1.0, 2.0, 3.0 when the pin undergoes -0, l + l , O+l, 1+0 transition, respectively. In the case of leakage power estimation, the only valid encoded values will be 0.0, 1.0. x can be further optionally scaled to a target value range (e.g. between 0.0 and 1.0). Depending on circuit topologies, exclusive use of this feature extraction option is found to be only effective for circuits with small number of primary inputs.
(2) Hand-crafted features This is the method of encoding circuit specific features by analyzing circuit topology, identifying major power consumption components, examining clustered power classes with respect to state, transition, circuit topology, functionality and symmetry. It is a very effective way of finding good features for circuits with regular structures. Examples are the features discussed in section U1 for the circuit mux8.
(3) Statistical discriminant analysis
Without loss of generality, let's choose the encoding method described in section V-(l) for a selected primary inputloutput. Let n he the total number of sample SPICE power data points of a circuit, each with its associated power value (leakage power or switching energy) and its associated stateltransition of primary inputdoutputs of the circuits. By choosing rn of the primary inputdoutputs, and encoding each of the data points, we have an nxm matrix Y. We can consider Y represent n data points in mdimensional space. Assuming we would like to select k features as the inputs for the neural network, where Eh. The original data matrix Y from rn-dimensional space needs to be further transformed into k-dimensional space. This can be done by Z=YW, where W is the mxk transformation matrix. W needs to be selected in such a way that the classification accuracy of the neural network is maximized.
Good and effective features for neural networks need to have large variations among different sample points. For classification problems, features maximizing the variations between the clusters (classes) and at the same time minimizing the variations within clusters are desired. Selection of such features is studied in [13,141 from the perspective of statistical discriminant analysis.
Let M be the lxm vector representing the mean of the n data points described by Y. Further cluster the SPICE data points with respected to their power values into c clusters, as described in section 111. Let ni be the number of data points in cluster ci, and encoding the selected m primary inputsloutputs accordingly, we have a number of nim matrices Y,, where i = 1, 2, ..., c. Let MI be the Ixm vector, representing the mean of ni data points described by Y, for cluster i. Let S, he the mxm within-class scatter matrix defined by, The subtraction of matrix by vector in (2) is done by subtracting every row of the matrix Y, by the same vector M,. Let S, be the mxm between-class scatter matrix defined by,
It is shown in [I41 that the columns of W , which simultaneously maximizing between-class variation and minimizing within-class variation, consist of the k eigenvectors associated with the k largest eigenvalues of the matrix S;-' S,. It has been further shown in [I51 that the numerical solution of the eigensystem of S;'S, is stable, considering the fact that both S , and S, are symmetric, by using the following method: first perform spectral factorization S, =HA", define , y = ( , Y A -*~~J A -+ , followed by a second spectral factorization X = CElJ', further define V =HA+, and Si'sb = VZV-'. In other words, X,V consists of the eigenvalues, eigenvectors of Si's,, respectively. Computing the transformation matrix W using this method provides another good option of selecting effective features for neural networks used for circuit power estimation.
VI. Experimental Results
The circuit power estimation technique described in previous sections has been applied to the entire library of several hundred staticldynamic circuits used for the design of a microprocessor and several SoC products. The neural network simulator SNNS [I61 has been used to construct, train, validate, and generate C code of neural networks for leakage power and switching energy estimation of all the circuit topologies in the library. The C code of these neural networks has been further incorporated into a C++ circuit power library that models the internal power consumption of all circuits. Along with the gate switching activities gathered from logic simulation, this C++ circuit power library has been routinely used by a gate-level power estimation methodology to produce full-chip cycle-by-cycle power consumption profiles of hundreds of thousands of clock cycles for the microprocessor and SoC products under development. In this section, we select representative circuit topologies, and discuss the modeling accuracy of transition-dependent circuit internal switching energy compared to SPICE data. The number of primary inputs of these circuits range from 3 (decode38) to 64 (cmp32), covering the range of the transition space size from 56 to 3.4~10". For the same circuit, the modeling method of statedependent leakage power is exactly the same, but it is a much easier problem, because the size of the state space is much smaller than the size of the transition space.
The power modeling accuracy will depend on the number of clusters (classes) over the entire power spectrum and classification accuracy. The most prominent advantage of neural networks is its capability of predicting unforeseen scenarios of the entire stateltransition space. In cases where the complete enumeration of stateltransition space is not possible, 60% of the data set is used to train the neural network, while the remaining 40% of the data is used for validation. Special effort has been made to ensure that the classification accuracy between the mutually exclusive training and validation data closely tracks each other. The method of using a single mean value for all transitions is used as the benchmark for comparison. This benchmark reflects the variation of the switching energy with respect to different transitions. The comparison results are shown in Fig. 4 and 5. It can be seen that the characteristics of the benchmark curves are highly circuit topology dependent and the variation around the mean is high. For circuits with a small number of primary inputs, no coherent pattern can be observed. When the number of primary inputs increases, the benchmark curve approaches normal distribution. On the other hand, the estimation errors using neural networks always observe distributions similar to normal distribution, with much smaller variation compared to the benchmark curves. The estimation error decreases when the number of clusters increases and the more complicated neural networks are used, provided statistical difference of the power data set between different clusters exist and appropriate features are selected. Most of the computing time required for this approach has been spent on using SPICE (or SPICE-like fast circuit simulator) to collect circuit power consumption data sets that represent statistical behaviors of circuit power consumption. The time used for training and validating neural networks is negligible by comparison.
VII. Conclusions
A circuit power estimation method using Bayesian infeiecc and neural networks has been proposed. Based on statistic% distribution of circuit leakage power and switching energy, t t entire state and transition space of a specific circuit are classificc using neural networks into a limited few classes that represen different power consumption average values. This techniqi: enables efficient table-lookup of circuit power of the entire s!z! and transition space. This method involves gathering statisticinformation, clustering power consumption values, featui extraction for neural networks of circuit leakage and switchin energy, construction, training and validation of neural networkand table-lookup of circuit leakage and switching power usii; the validated neural networks. Experimental results on a wit range of circuit topologies demonstrated the feasibility of iiain the proposed method for estimating state-dependent leakag power and transition-dependent switching energy of lihral circuits in a cycle-by-cycle power estimation methodolog; Although the focus of this study has been on povver consumptic modeling of library circuits, the proposed method and i! variations may also be feasible for the power estimation c functional blocks, or even high-level power estimdtion.
Fig 4. Probability distribution of estimation error compared to SPICE for different circuits, y-axis is the probability. x-axis is the estimation error. Let avgval be the mean of all the SPICE simulated values for a circuit. Let esrval, actval, be the estimated value of switching energy using the circuit power model for a specific transition t,, the SPICE simulated switching energy for the same transition fr. respectively. Estimation error of neural networks for a transition ti is defined as nnerr, = (estval. -acmal,) I avgval. "nnlO", "m5" denotes the estimation error for neural networks with IO, 5 outputs, respectively. "avg" denotes the estimation emr, defined as avgerr, = (avgval -actval,) I avgval, if the mean is used as the transition-independent estimated power value. The curves in figures include both training and validation data. Cumulative estimation error compared to SPICE for different circuits and metrics of C++ circuit power neural network models. xaxis is the percentage of total data points. y-axis is the absolute value of estimation error. A point (x,y) in graph is interpreted as absolute value of estimation error is less than y for x l of cases. The definitions of estimation error, "nnlO", "nn5", and "avg" are the same as those described in Fig. 4 . "train dpts", "valid dpts" denotes the number of training and validation data points used to traidvalidate the neural network, respectively. Training and validation data sea are mutually exclusive. An 'h.a." e n q for "valid dpts" indicates the training data set is completely enumerated. The curves in figures include both training and validation data. "ftl #". "ft2 #'I, "f13 W' denotes the number of features constructed by methods described in section V-(l), V-(2), V-(3). respectively. "hidden #"denotes the number of hidden units of a neural network. "timdevent" is the average execution time in ps for evaluating the switching energy of a single switching event of a specific circuit on a Sun Ultra 601360 workstation for the C x circuit power library compiled by gcc-3.O.x. This time period includes feature extraction, classification using neural networks, and table lookup of average switching energy value.
